
```
if(R1==0) {R1=R5; R2=R6; R3=R7; R4=R8;}
else {R1=R9; R2=R10; R3=R11; R4=R12;}
R10 = 0;
```

FIG. 1 PRIOR ART

(1)	AL		CMP R1, 0		
(2)	EQ		MOVEQ R1, R5	>	<
(3)	EQ		MOVEQ R2, R6	>	<
(4)	EQ		MOVEQ R3, R7	>	<
(5)	EQ		MOVEQ R4, R8	>	(
(6)	NE	*	MOVNE R1, R9		
(7)	NE	*	MOVNE R2, R10		
(8)	NE	*	MOVNE R3, R11		
(9)	NE	*	MOVNE R4, R12		
(10)	AL		MOV R10, 0		
()		+			ļ
		[R1]=0		[R1]	!=0

FIG. 2 PRIOR ART



0	n									
16 15	N-bit Instruction Second N-bit Instruction	FIG. 4	CMP R1, 0	R1, R9	R2, R10	R3, R11	R4, R12	MOV R10, 0		★ [R1]!=0
				MOVNE R1, R9	MOVNE R2, R10	MOVNE R3, R11	MOVNE R4, R12			
				MOVEQ R1, R5	MOVEQ R2, R6	MOVEQ R3, R7	MOVEQ R4, R8			[R1]=0
				MOVE	MOVE	MOVE	MOVE			[R1
	First N-bit		(1)	(2)	(3)	(4)	(5)	(9)		
31										

FIG. 5




FIG. 6




FIG. 7




FIG. 8